EXHIBIT A

(12) United States Patent Balakrishnan et al.

(10) Patent No .:

US 6,249,876 B1

(45) Date of Patent:

Jun. 19, 2001

(54) FREQUENCY LITTERING CONTROL FOR VARYING THE SWITCHING FREQUENCY OP A POWER SUPPLY

- (75) Inventors: Balu Balakrishnan; Alex Djenguerian, both of Saratoga; Leif Lund, San Jose, all of CA (US)
- (73) Assignce: Power Integrations, Inc., San Jose, CA (US)
- Subject to any disclaimer, the term of this putent is extended or adjusted under 35 U.S.C. 154(b) by 0 days. (*) Notice:
- (21) Appl. No.: 09/192,959 (22) Filed: Nov. 16, 1998 (51) Int. CL7 GMT 1/64 (52) U.S. Cl. 713/501; 713/300; 713/503 (58) Field of Search 713/300, 320, 713/322, 500, 501, 503

(56) References Cited

U.S. PATENT DOCUMENTS

			Albach
4,930,063	•	5/1990	House et al
5,459,392	•	10/1995	Mandelcora
6.107.AS1	٠	\$/2000	Baltimbase et al. 377/172

OTHER PUBLICATIONS

Ashok Bindra, "Power-Conversion Chip Cuts Energy Wastage in Off-Line Switchers," Electronic Design, pp. 46,48, Oct. 1998.


e cited by examiner

Primary Examiner-Dennis M. Butlet (74) Aucrney, Agent, or Firm—Stakely, Sokoloff, Taylor & Zafmen, LLP.

ABSTRACT

PMI emission is reduced by jittering the switching fre-quency of a switched mode power supply. An oscillator with a control input for varying the oscillator's switching frea control input for varying the oscillator's awaiching frequency generates a jittered clock signal. In one embodiment, the oscillator is connected to a counter clocked by the oscillator. The counter drives a digital to analog converter, whose output is connected to the control input of the oscillator for varying the oscillator frequency. In another embodiment, the oscillator is connected to a low frequency oscillator whose low frequency output is used to supthe output of the oscillator for jittering the switching quency. The igneration thus deviates or jitters the switch frequency of the switched mode power supply oscillator within a narrow range to reduce EMI noise by spreading the energy over a wider frequency range than the bandwidth measured by the EMI test equipment.


32 Claims, 6 Drawing Sheets



U.S. Patent

Jun. 19, 2001


Sheet 1 of 6



U.S. Patent

Jun. 19, 2001


Sheet 2 of 6



U.S. Patent

Jun. 19, 2001


Sheet 3 of 6




U.S. Patent

Jun. 19, 2001

Sheet 4 of 6




U.S. Patent Jun. 19, 2001 US 6,249,876 B1 Sheet 5 of 6



U.S. Patent

Jun. 19, 2001

Sheet 6 of 6



1

FREQUENCY ITETERING CONTROL FOR VARYING THE SWITCHING PREQUENCY OF A FOWER SUPPLY

BACKGROUND

The present invention relates to an off-line switched mode control system with frequency jittering.

Many products rely on advanced electronic components to cost-effectively provide the product with the desired functionality. These electronic components require power regulation circuitry to supply them with a clean and sleady source of power. The development of switched mode power supply technology has led to power supplies operating at high frequency to achieve small size and high efficiency. Each switched mode power supply typically relies on an 15 oscillator switching at a fixed switching frequency or alternatively a variable frequency (such as in a singing choke power supply).

Due to the high frequency operation relative to the frequency of an alternating current (AC) power line, switched mode power supplies can exacurate problems associated with electromagnetic interference (EMI). EMI moise is generated when voltage and current are modulated by the availching power supply. This electrical noise can be transferred to the AC power line.

transferred to the AC power line.

In addition to affecting the operation of other electronics within the vicinity of the power simply by conduction, IBMI induced noise on a power line may radiate or leak from the power line and affect equipment which is not over, connected to the power line. Both constraint and radiated electrical noise may adversely affect or interfere with the spectation of the electronic equipment. For example, IbMI stoke generated by the switching power simply can exam problems for communication devices in the vicinity of the gener supply. It Radiated high frequency noise components may become a part of the AC mains signal and may be provided to other devices in the power grid. Further, power supply radiated EMI can interfere with radio and televisions transmissions.

To address BMI related interference, several specifications have been developed by government agnicies in the United States and in the European Community. These agencies have established specifications that definit the maximum amount of BMI that can be produced by various chance of aluestonic devices. Since power supplies generate a major at component of the BMI for electronic devices, an important stop in designing such supplies that conform to the specifications is to minimize EMI minimion to the acceptable limits of the various specifications.

EMI may be reduced in a power amply by adding sumbhers and input filters. These components reduce the noise transferred to the power line and by an doing, also reduce the electric and assumetic fields of noise generated by the power line. While these methods can addice libell, they usually complicate the design process as well at increase the production cost. In practice, noise filtering compodents are added in an ad no manner and on a triat-and-error basis during the final design process when EMI is found to extoced the compliance limits specified by the regulatory agencies. This inevitably adds unexpected costs to the products.

Further, extra components can undesirably increase the size and weight of the power supply and thus the resulting product.

SUMMARY OF THE INVENTION

EMI craission is reduced by jittening the switching frequency of a switched mode power supply. In one aspect, a 2

frequency jittering circuit varies the switching frequency using an oscillator for generating a switching frequency signal, the oscillator having a control input for varying the switching frequency. A digital to analog converter is conacted to the control input for varying the switching frequency, and a counter is connected to the output of the oscillator and to the digital to analog converter. The counter causes the digital to analog converter to adjust the control input and to vacy the assistance.

implementations of the invention include one or more of the following. This conflictor line is primary current source connected to the conflictor control isput. A differential switch may be used with first and assond transistors connected to the primary current source; a third transistor connected to the second transistor; and a fourth transistor connected to the second ensister; and a fourth transistor connected to the second ensister; and a source transistor connected to the second ensister; and a source to some connected to the junction. The digital to analog converter has one or more current sources, with a transistor connected to each current source and to the counter. The primary current sources may generate a current lower than 1. The current sources may generate binary weighted currents. The largest current source may generate binary weighted currents. The largest current sources may generate binary weighted currents. The largest current source may generate a current sources may generate to increase of the current sources may generate thin the current sources may generate a current lower than 1. The current sources may generate a current sources may generate a current sources may generate thin the current sources may generate the current sources may generate a current lower than 1.

In a second aspect, a method for generating a switching frequency in a power conversion system includes generating a primary current sources to generate a monodary current which warins over time; and supplying the primary and secondary currents to a control input of an entilision for generating a switching frequency which is varied over time.

Implementations of the investion include one or more of the following. A counter may be clocked with the output of the oscillator. The primary current may be generated by a current source. If the primary current is I, each of the secondary current sources may generate a supplemental current lower than I and which is passed to the oscillator could input. The supplemental current may be binary-weighted. The largest supplemental current may be less than approximately 0.1 of I.

ln another seport, a method for generating a switching frequency in a power convexion system includes generating a primary voltage, cycling one or more secondary voltage sources to generate a secondary voltage which varies over time; and supplying the primary and secondary voltages to a control liquit of a voltage-controlled sacilitate for generating a switching frequency which is varied over time.

Implementations of the invention include one or more of the following. Where the primary voltage is V, each of the according voltage accress may governe a supplemental voltage lover than V which may be perced to the voltagecontrolled oscillator. The supplemental voltage may be binary-weighted.

In another aspect, a frequency jittering circuit for varying a power supply switching frequency includes an oscillator for generating a switching frequency signal, the oscillator having a control input for varying the switching frequency; and means connected to the control input for varying the switching frequency.

Implementations of the invention include one or more of the following. The means for varying the frequency may include one or more current sources connected to the control input; and a counter connected to the couput of the oscillator and to the one or more current sources. The oscillator may include a primary current source connected to the control

3

input; and a differential switch connected to the primary current source. The differential switch may have first and court transistors connected to the primary current source; bird transistor connected to the first transistor, and a fourth second translate connected to the first translator, and a new translator connected to the second translator at a panetion. A capacitor and a comparator may be connected to the junction. If the primary current source generates a current li, each of the current nounces may generate a second current lower of the current nounces may generate a second current lower. tion. If the primary current source generates a current 1, each of the current sources may generate a second current lower than the current sources may generate a second current lower than the current for the counter. The means for varying the trequency may include one or more voltage sources connected to the counted to the counter connected to the counted insure, and a counter connected to the outlistor may include a primary voltage source connected in the counted input; and a differential position connected to the primary voltage source. The means for varying the frequency may include a capacitor, a current source adopted to charge the capacitor, and means for alternatingly charge and discharging the especial manner for alternatingly charging and discharging the capacitor and the means for alternatingly charging and discharging the capacitor.

In yet another aspect, a power supply includes a transformer, an oscillator for generating a signal having a frequency, the oscillator having a control input for varying aspety in accordance with the present invention. the frequency of the signal, the oscillator including a primany current source connected to the control input; a difmany current source connected to the control input; a dif-ferential switch connected to the primary current source; a capacitor connected to the differential switch; and a com-parator connected to the differential switch. The power supply also includes a digital to naming converter connected to the control input, the analog to digital converter having one or more current sources, wherein the primary current source generates a current I and each of the current sources control input; a current for the control input; a current sources generates a current lower than I. A counter is connected to 35 tiput of the oscillator and to the current sources of the digital to enalog convector. Facther, a power transistor is operated to the printery winding of the transformer so that supply onlyet is provided.

In mother aspect, a power supply includes a transformer connected to an input voltage. The power supply includes an oscillator for generating a signal baving a frequency, the oscillates having a control input for varying the frequency of the signal, the oscillater including: a printing current source as connected to the control input; a differential switch connoticed to the primary current source; a capacitor cour to the differential switch; and a comparator connected to the to the differential switch; and a comparator connected to the differential switch. A circuit for varying the frequency is connected to the control layou, the closest having a respective; a current source adopted to charge and discharge the capacitor; one or more comparators connected to the capacitor to the current source for alternatingly charging and discharging the capacitor. Parties, a power transistor is connected to the oscillator and to the primary winding. The power transistor strend that is output in providing a regulated power supply content.

Advantages of the invention include one or more of the following. The jistering operation amounts the awitching tourway. The price of the power supply over a wind inconcery range of and thus agreeds energy outside of the bandwidth measurement by the EMI measurement equipment. By changing the oscillator frequency back and forth, the average noise measurement and price are supply to the supply of the supply sured by the EMI measurement equipment is reduced considerably.

Further, the invention provides the required juttering without requiring a large area on the regulator chip to implement

a capacitor in a low frequency oscillator. Purther, the invention minimizes effects caused by leakage current from transistors and capacitors associated with a low frequency oscillator. Thus, the jittering operation can be maintained even at high temperature which can increase current leakage.

Additionally, the invention reduces the need to add extra noise Effecing components associated with the EMS Sites. Therefore a compact and inemponers power supply system can be built with minimal EMI emissions.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic diagram of a digital frequency

FIG. 2 is a plot illustrating the operation of the device of 25 FIG. 1.

FIG. 3 is a schematic diagram of an analog frequency jillering device.

FIG. 4 is a schematic diagram of an implementation of the 20 device of FIG. 3.

FIG. 5 is a timing diagram illustrating the operation of the frequency jitter device of FIG. 4.

FIG. 6 is a schematic diagram of a switched mode power

FIG. I shows a digital frequency littering circuit 100. The digital frequency pittering cheest 100 has a primary oscilla-tor 110 which powrifer a clock signal to a counter \$40. The primary oscillator \$10 (ypically operates between 100 kHz and 130 kHz. The counter \$40 can be a seven bit counter. Each output of counter 140, when clocked by primery oscillator 110, sepresents a particular time interval. The outputs of the counter 140 are provided to a series of requency jittering current sources 150. The outputs of the series of frequency jittering current sources 150 are prescuted to the primary oscillator 110 to vary its frequency, as will be described below.

Primary oscillator 118 contains a primary current sou 122 which provides a primary current (denoted as I) to node 123. Current 125 to the node 123 is provided to the source of MOSFET transistors 126 and 132. The drain of MOSFET estistor 126 is cons transistor 126 is connected to the drain of an a-channel MOSFET transistor 128. The source of transistor 128 is grounded, while the gate of the transister 128 is com prounded, while the gate of the transitor 128 is connected to its drain. The gate of the transitor 128 is also connected to the gate of an a-channel MOSPET transitor 130. The source of the transitor 130 is grounded while the drain is connected to the drain of the MOSPET transitor 133 at a make 131. Transitors 124, 128, 139 and 132 form a differential switch. The output of comparator 136 is connected to the gate of the transitor 132 and to an invector 124. The the gate of the translator 132 and to an inverter 124. The output of inverter 124 in connected to the gate of translator 125. The comparator 124 his so input which it connected to node 131 and to a capacitor 134. In combination, the translators 126, 128, 130 and 132, capacitor 134 inverter 124, carrent source 122 and comparator 136 form an oscillator output of the comparator 136 is provided as an oscillator output OSC_OUT 101 and is also used to drive the clock input of carrier 146. the clock input of counter 144.

Connect 140 has a plurality of outputs Q1-Q3 (not shown) which are not used. The rentaining outputs Q4-Q7 are connected to a digital-to-analog (D-lo-A) converter 158, which may be implemented as a series of frequency jittering voltage sources or current sources. A O4 output 155 is connected to the gate of a p-channel MOSFET transistor

154. A Q5 output 157 is connected to the gate of a p-chancel MOSPET transistor 158. The Q6 output 163 is connected to the gate of a p-channel MOSFET transietor 162, and Q7 output 167 is connected to the gate of a p-channel MOSFET transietor 144 When D.t.s. A connected to the gate of a p-channel MOSFET transietor 144 When D.t.s. A connected to the gate of a p-channel MOSFET transietor 144 When D.t.s. A connected to the gate of a p-channel MOSFET transietor 144 When D.t.s. A connected to the gate of a p-channel MOSFET transietor 144 When D.t.s. A connected to the gate of a p-channel MOSFET transietor 144 When D.t.s. A connected to the gate of a p-channel MOSFET transietor 144 When D.t.s. A connected to the gate of a p-channel MOSFET transietor 144 When D.t.s. A connected to the gate of a p-channel MOSFET transietor 144 When D.t.s. A connected to the gate of a p-channel MOSFET transietor 144 When D.t.s. A connected to the gate of a p-channel MOSFET transietor 144 When D.t.s. A connected to the gate of a p-channel MOSFET transietor 144 When D.t.s. A connected to the gate of a p-channel MOSFET transietor 144 When D.t.s. A connected to the gate of a p-channel MOSFET transietor 144 When D.t.s. A connected transietor 144 When D.t.s. A connected transietor 145 When D.t.s. A connected transietor or 166. When D-to-A converter 158 is viewed as a plansity of current sources, the source of traconnected to a littering current source 152, which provides a current which is Visith of the current 1 gracuated by the current source 122. The source of MOSFET transistor 158 is connected to a current source 156 which provides a current se that is Vesth of the current I. The source of the MOSPET that is visets of the current I. The source of the MOSPET transistor 162 is connected to a jittering current source 160 which provides a current that is Muth of I. Pisally, the source of the MOSPET emaister 186 is connected to a jittering current source 164 which provides a current that is Visth of 15 the current I. The current sources 152, 156, 160 and 164 are binary-weighted, that is, the current source 164 provides twice the current provided by the current source 160, the current source 160 provides twice the current supplied by the current source 156 and the current source 156 provides twice the current provided by the current source 152.

Purther, in case unbodiment, the largest energy source 164 may supply no more than 10% of the current source 164 may supply no more than 10% of the current provided by the printery extremt source 122. The death of transitions 154, 158, 162 and 166 are joined together such that the 2 supplemental frequency jittering current sources of the D-to-A converter 158 can be provided to supplement the primary current source 122.

During operation, at every eight clock cycles, the consist output Q4 on line 155 changes state. Similarly, at every 16 3 clock cycles, the output Q5 on line 157 changes state and at every 32 clock cycles, the output Q6 on line 163 changes state, and every 54 clock cycles, the output Q7 on line 167 changes state. The entire counting cycle thereafter repeats itee H

Each time the output Q4 on line 155 is low, transistor 154 is turned on to inject current in the amount of 1/200 to node 123 so that the total current 125 is 1.0051. Similarly, each 1.03 that the total current 1.15 is 1.0001. Similarly, each time that the entget QS on lion 1.57 is low, translator 1.58 is termed on to inject current in the amount of 1/100 to node 1.23 so that the total current 1.25 is 1.011. Further, each time this output Q6 on lion 163 is low, translator 162 is termed on to inject current in the amount of 1.50 to node 1.23 so that the total current 1.25 is 1.021. Fliably, each time that the output Q7 on lion 167 is low, the translator 1.66 is merced on to inject current in the amount of 1/25 to node 1.23 so that the total current 1.25 is 1.021. current 125 is 1.04L

Additionally, when combinations of outputs Q4-Q7 are turned on, the outputs of the respective circust sources 152, 50 156, 160 and 164 are solited to the output of current source 122 to vary the frequency of the primary oscillator 110. In this suspent, counter 140 drives a plantity of current sources 122 to vary the frequency of the primary oscillator 110. In this suspent, counter 140 drives a plantity of current sources. to inject additional current to the main current source 122 such that the frequency of the primary oscillator 110 is 55

The pittering operation of the embodiment of Fig. 1 is further illustrated in a chart in Fig. 2. A normalized operating frequency is plotted on the y-axis while the counting cycle as shown by the counter entputs Q4-Q7 is plotted on so the x-axis. As shown in PIC. 2, as the counter counts upwrad to the maximum count of 128, the peak switching frequency is achieved. This peak switching frequency is nomanified to be about 1.075 times the base switching frequency. Further,

oscillator within a narrow range. This deviation reduces EMI noise by spreading the energy over a wider frequency range than sic bindwichs measured by the EMI seat equipment such that the noise measured by the EMI test equipment is seduced considerably.

FIG. 3 shows an analog frequency jittering circuit. More details on the saulog frequency jittering device are shown in co-pending U.S. application Sec. No. 09/080,774, entitled "OFFLINE CONVERTER WITH INTEGRATED SOFT STARY AND FREQUENCY RITTER," filed on May 18, STARE AND PREQUENCY STITES," filed on May 18, 1998, the content of which is hereby incorporated by seferance. In FIG. 3, the primary oscillator 110 provides an oscillator output on line OSC-OUT 101. An analog low frequency oscillator 405 is also provided. Primary oscillator frequency oscillator 405 is also provided. Primary oscillator 110 typically operates between a range of 30 to 300 litts, while the low frequency oscillator 405 typically operates between a range of 5 liz to 5 litts. As discussed shows, the switching frequency of the primary oscillator 110 is determined by the amount of current the primary oscillator uses to charge and discharge capación 134. The low frequency oscillator 405 varies this current within a narrow range to jitter the frequency of the primary oscillator 110.

The output of low frequency oscillator 405 in somited to

The output of low frequency oscillator 405 is provided to a MOSFET transistor 505 consected to a resistor 510 and a current mirror including transistors 495 and 500. Transistor 500 is connected to mode 123 so that extra current can be added to current source 122 feeding the primary oscillator. In this measure, the frequency of the primary oscillator 110 is shifted around a narrow range to reduce the EMI noise.

FIG. 4 shows a more detailed implementation of FIG. 3. As aboves therein, main oscillator 465 has a current source 470 shot is mirrored by current mirror transistors 472 and 473. Main oscillator drive current 615 is provided to current 473. Main declision drive current 615 is provided to current source input 485 of oscillator 480. The magnitude of the current input 480 or current source input 485 determines the frequency of the oscillation signal 415 provided by oscillator 480. In order to vary the frequency of the oscillation signal 415, an additional current source 495 is provided within the main oscillator 465. The current source 495 is mirrored by CHEMIST SOURCE MINTOR 500.

The cutrent provided by current source 495 is varied as follows. Proquency variation signal 400 is provided to the gate of main oscillator transistor 505. As the magnitude of frequency variation signal 400 increases, so does the voltage at the source of gain oscillator transistor 505 due to the increasing voltage at the gate of the transistor 505 and the relatively constant voltage deep between the gate and source of the transistor 505. As the voltage at the source of transistor 505 increases, so does the current 604 flowing through the resistor 510. The current flowing through the resistor 510 is the same as the current flowing through additional current source 500 which asirous transistor 495.

Since the frequency variation signal 400 is a trinsgular waveform having a fixed period, as shown, the assignated of the current input by additional current source mirror 500 will vary literarty with the magnitude of the rising and falling edges of the frequency variation algorithm. If the frequency variation algorithm is frequency will flocarly rise to a peak and then fall to its lowest value. In this way, the current of 15 provided to current source input 485 of the carefullator 450 is varied in a known fixed name that the oscillator 480 is varied in a known fixed range that allows for an easy and accurate frequency apread of the high frequency current. Further, the variance of the frequency is on average, the switching frequency is between 1.03 and 65 determined by the magnitude of the current provided by 1.04 times the base switching frequency. Thus, the embodiment of FIG. 1 devistes the switching frequency of the

Frequency variation circuit 465 includes a current source 525 that produces a fixed magnitude current 530 that deter-5.25 that produces a fixed integrating current SJP that determines the magnitude of the frequency of the frequency variation signal 400. Although the current SJP has a fixed magnitude, the frequency variation signal can be generated utilizing a variable magnitude current in generated willing a variable magnitude current in generated with the frequency special is not fixed in time but varies with the magnitude of current SJP. The fixed magnitude current SJP is find into first transistor SJS, mirrored by second transistor 540 and third transistor 545. The frequency variation signal 400 is generated by the charging frequency variation signal 400 is generated by the charging and discharging of the capacitor 550. Frequency variation circuit capacitor 550 ines a relatively low especianses, which allows for integration into a mountifie chip in one embodiment of low frequency escillator 403. The frequency variation signal 400 is provided to upper limit comparator 555 and lower limit comparator 560. The output of upper limit comparator 555 will be high when the magnitude of the frequency variation signal 400 amounts the upper freehold voltage on fine 552 which is about 4.5 with: The output of lower limit comparator 550 will be low when the magnitude of frequency variation signal 400 drops below lower freehold of willings on line 557 which in about 1.5 wiles. The output old willings on line 557 which in about 1.5 wiles. The output old voltage on line SF7 which is about 1.5 volts. The output of upper limit comparator SF5 is provided to the frequency variation circuit inverter 545 the output of which is provided to the reset input of frequency variation circuit latch 570. The set input of frequency variation circuit latch 570.

receives the output of lower limit comparator 560.
In operation, the output of lower limit comparator 560 In operation, the output of lower limit comparator 56w will be maintained high for the majority of each cycle of frequency variation signal 400 because the magnitude of frequency variation signal will be maintained between the upper threshold on line 552, 4.5 volts, and lower threshold on line 557, 1.5 volts. The output of upper limit comparator 555 will be low until the magnitude of frequency variation signal 400 exceeds upper level threshold on line 552. This means that the reset input will receive a high signal when the means that the reset input will receive a high signal when the magnitude of the frequency variation signal 400 rises above the upper threshold signal on line 552.

the upper threshold signal on line 552.

The charge signal 575 output by frequency variation of circuit latch 570 will be high until the frequency variation signal 400 exceeds the upper threshold limit signal on line 552. When the charge signal 575 is high, transistors 585 and 595 are turned off. By turning off transistors 585 and 595, current can flow into the capacitor 550, which steadily at charges capacitor 550 and increases the magnitude of frequency variation signal 400. The current that flows into the capacitor 550 is derived from current source 525 became the current through transistor 590 is mirrored from transistor 535.

580, which in turn is mirrored from transistor 535.

During power ms. when mersurems signal 470 in low the

During power up; when person-up signal 420 is low, the output of inverter 605 is high, which term on transitor 600, causing frequency variation signal 400 to go low. The frequency variation signal 400 starts from its lowest level to perform a soft start function during its first cycle of opera-

Referring to FIGS. 4 and 5, FIG. 5 shows the operation of the analog frequency littering device of FIG. 4. In FIG. 5, a frequency variation signal 485 is provided to the main oscillator 465. The magnitude of the current 615 is approximately the magnitude of the frequency variation signal 405, less the threshold voltage of transistor 585, and divided by the resistance of the resistor 510 plus the magnitude of the current produced by the current source 475. The current 615 rith the magnitude of the frequency variation signal as 485. The variation of the current 615 in turn varies the frequency of the oscillator clock.

Referring now to FIG. 6, a switched made power supply is shown. Direct current (DC) input voltage is provided to a Zener diode 912 which is connected to a diode 914. The Zener diode 912 which is connected to a diode 914. The diodes 912-914 together are connected in series across a primary winding of a transformer \$16. Assecuedary winding 922 is magnetically coupled to the primary winding 922 is connected to a diode \$30, whose output is provided to a capacitor \$32. The junction between diode \$30 and capacitor \$32. The junction between diode \$30 and capacitor capacitor \$32. The junction between diode \$38 and capacitor \$32 is the postive terminal of the regulated output. The other terminal of capacitor \$32 is consected to a second terminal of the secondary winding and is the negative terminal of the regulated output. A Zener diode \$34 is connected to the positive terminal of the regulated output. A Zener diode \$34 is connected to the positive terminal of the regulated output. A regulated output. The other end of Zener diode \$38 is connected to the negative terminal of the regulated output. A regulated output and negative terminal of the regulated output and hot first end the light-emitting diode is connected to the negative terminal of the regulated output and the first end of the light-emitting diode of opto-inclusive \$44. The collector of the opto-inclusive \$45 is connected to connected to the second output put the switching segulater logic \$100.

Connected to the second ocupacy winding terminal is the

Connected to the second primary winding terminal is the power translator 200. Forest translator 200 is driven by the switching regulator ingic 200. Switching regulator logic 200 receives a clock signal 101 from an oscillator 111. A counter 140 also receives the clock signal 101 from the primary oscillator 111. The outputs of counter 140 are provided to D-to-A converter 150, which is connected to oscillator 111 for jittering the oscillator from the primary of the provided of for jettering the oscillation frequency. Alternatively, in lies of counter 146 and a D-to-A converter 150, an analog low frequency jittering oscillator may be used.

The foregoing disclosure and description of the invention are illustrative and explanatory thereof, and various changes in the size, shape, materials, components, circuit elements, wiring coancellous and contacts, as well as in the details of the illustrated circuitry and construction and method of operation may be made without departing from the spirit of

What is claimed is:

- A digital frequency jittering circuit for varying the switching frequency of a power supply, comprising:
- an occillator for generating a signal baving a switching frequency, the oscillator having a control input for varying the switching frequency;
- varying the swincing trapectory;
 a digital to analog converter coupled to the control input
 for varying the switching frequency; and
 a counter coupled to the output of the oscillator and to the
 digital to analog converter to adjust the country input
 and to vary the switching frequency.

 2. The circuit of claim 1, wherein the oscillator further
- comprises a primary current source coupled to the oscillator control input.
- 3. The circuit of claim 2, further comprising a differential switch, including:
 - first and second transistors coupled to the primary current
- a third transistor coupled to the first transistor; and
- a fourth transistor coupled to the second transistor at a
- 4. The circuit of claim 3, further comprising a capacitor coupled to the junction.
- 5. The circuit of claim 3, further comprising one or more comparators coupled to the junction.

9

- 6. The circuit of claim 2, wherein the digital to analog converier has one or more secondary current sources.
- 7. The circuit of claim 6, further comprising a transistor coupled between each secondary current source and the compler.
- 8. The circuit of claim 6, wherein the primary current source generales a current I and each of the secondary current sources generates a current lower than I.
- 9. The circuit of claim 8, wherein the secondary current sources generate binary weighted corrents.
- 10. The circuit of claim 8, wherein the largest secondary current source generates a current which is less than about 0.1 of I.
- 11. A method for generating a switching frequency in a power conversion system, comprising:
- generating a primary current;
- cycling one or more secondary current sources to generate a secondary current which varies over time; and
- combining the secondary current with the primary current to be received at a control input of an oscillator for 20 generating a switching frequency which is varied over
- 12. The method of claim 11 further comprising the step of
- clocking a counter with the output of the oscillator.

 13. The method of claim 11 wherein the primary current 25 is generated by a current source.
- 14. The method of claim 11 wherein the primary current is I and each of the secondary current sources generates a supplemental current lower than I, and further comprising passing the supplemental current to the oscillator control 30 input
- 15. The method of claim 14 further comprising binaryweighting the supplemental current.
- 16. The method of claim 14 wherein the largest supplemental current is less than approximately 0.1 of 1.
- 17 A method for generating a switching frequency in a power conversion system, comprising
- generating a primary voltage,
- cycling one or more secondary voltage sources to generate a secondary voltage which varies over time, and combining the secondary voltage with the primary voltage to be received at a control input of a voltage-controlled oscillator for generating a switching frequency which is
- 18. The method of claim 17 further comprising clocking a counter with the output of the oscillator
- 19. The method of claim 17 wherein the primary voltage is V and each of the secondary voltage sources generates a supplemental voltage lower than V, further comprising pass- 50 ing the supplemental voltage to the voltage-controlled oscillator.
- 20. The method of claim 19, wherein the supplemental voltage is binary-weighted.
- supply switching frequency, comprising:
- frequency, the oscillator having a control input for varying the switching frequency; and
- means coupled to the control input for varying the switch- 60 ing frequency, including:
- one or more current sources coupled to the control
- a counter coupled to the output of the oscillator and to the one or more current sources.
- 22. The circuit of claim 21 wherein the oscillator further comprises:

- 10
- a primary current source coupled to the control input; and a differential switch coupled to the primary source
- 23. The circuit of claim 22 wherein the oscillator further
- first and second transistors coupled to the primary current
 - a third transistor coupled to the first transistor; and
 - a fourth transistor coupled to the second transistor at a iunction.
- 24. The circuit of claim 22 further comprising a capacitor and a comparator coupled to the junction.
- 25. The circuit of claim 22 wherein the primary current source generates a current I and each of said one or more current sources generates a current lower than I.
- 26. The circuit of claim 22 wherein the primary current source generates a current I and each of said one or more current sources generates a second current lower than the current I, further comprising a transistor coupled to each current source connected to the counter.
- 27. The circuit of claim 21 further comprising a transistor coupled to each current source and to the counter.
- 28. The circuit of claim 21 wherein the oscillator further
- a primary voltage source coupled to the control input; and a differential switch coupled to the primary voltage
- 29. The circuit of claim 21 wherein the means for varying the frequency further comprises:
 - a capacitor; and
- a current source adapted to charge and discharge the
- 30. The circuit of claim 29 further comprising:
- one or more comparators coupled to the capacitor, and means coupled to the capacitor for alternatingly charging and discharging the capacitor.
- 31. A power supply having a transformer coupled to an input voltage, the transformer having a primary winding, the power supply comprising:
- an oscillator for generating a signal having a frequency, the oscillator having a control input for varying the frequency of the signal, the oscillator including
- a primary current source coupled to the control input, a differential switch coupled to the primary current
- a capacitor coupled to the differential switch; and a comparator coupled to the differential switch;
- a digital to analog converter coupled to the control input, the digital to analog converter having one or more current sources, wherein the primary current source generales a current I and each of said one or more current sources generates a current lower that I;
- a counter coupled to the output of the oscillator and to the current sources of the digital to analog converter, and 21. A frequency jittering circuit for varying a power 55 a power transistor coupled to the oscillator and to one apply switching frequency, comprising:

 an oscillator for generating a signal having a switching lating its output in providing a regulated power supply output.
 - 32. A power supply having a transformer coupled to an input voltage, the transformer having a primary winding, the power supply comprising:
 - as oscillator for generating a signal having a frequency, the oscillator having a control input for varying the frequency of the signal, the oscillator including:
 - a primary current source coupled to the control input; a differential switch coupled to the primary current

11

- a capacitor coupled to the differential switch; and a comparator coupled to the differential switch
- a circuit for varying the frequency, the circuit coupled to the control input, including: a capacitor;
- a current source adapted to charge and discharge the
- capacitor; one of more comparator; complet to the capacitor and coupled to the current source for attenuatingly charg-ing and discharging the capacitor; and

12

a power transistor coupled to the oscillator and to one terminal of the primary winding, the power transistor modificing its output in providing a segulated power supply output.

.

EXHIBIT B

IN THE UNITED STATES DISTRICT COURT FOR THE DISTRICT OF DELAWARE

POWER INTEGRATIONS, INC., a Delaware corporation,

Plaintiff,

v.

FAIRCHILD SEMICONDUCTOR
INTERNATIONAL, INC., a Delaware
corporation, and FAIRCHILD
SEMICONDUCTOR CORPORATION, a
Delaware corporation,

Defendants.

C.A. No. 04-1371-JJF

EXPERT REPORT OF ROBERT BLAUSCHILD ON INFRINGEMENT

THIS DOCUMENT CONTAINS INFORMATION THAT IS HIGHLY CONFIDENTIAL IN THIS ACTION. ITS CONTENTS ARE NOT TO BE DISPLAYED, REVEALED OR MADE PUBLIC, EXCEPT BY ORDER OF THE COURT.

II. Summary of Opinions

Based on my analysis of the Fairchild's products and the documentation discussed above, and the legal standards supplied by attorneys for PI, it is my opinion that the Fairchild FSD200, FSD200B, FSD210, FSD210B, FSD210H, FSD211 ("the FSD200 series"), the FSDL0365RN, FSDM0365RN, FSDL0321, FSDH321, FSDL0165RN, FSDM0265RN, FSDH0265RN, FSDL0165RL, FSDM0265RL, FSDH0265RL, FSDL0365RL, and FSDM0365RL products ("the FSDx0365 series"), the FSDM0265RNB, FSDL0365RNB, and FSDM0365RNB ("the FSDx0365RNB series"), FSCM0565R, FSCM0765R, and the FSD500 infringe Claims 1, 17, 18, and 19 of the '876 patent.

It is also my opinion that the Fairchild FSD200, FSD200B, FSD210, FSD210B, FSD210H, FSD211 ("the FSD200 series") infringe Claims 1, 2, 4, 7, 9, 10, 11, 13, 16, and 17 of the '851 patent.

It is my further opinion that the Fairchild FSD200, FSD200B, FSD210, FSD210B, FSD210H, FSD211 ("the FSD200 series"), the FSD500, the FSDM311, and the FSDM0265RNB, FSDL0365RNB, and FSDM0365RNB ("the FSDx0365RNB series") infringe Claims 1, 8, 9, 10, 14 (excluding the FSDM311), and 18 of the '366 patent. FSD200 series parts also infringe Claims 2 and 16 of the '366 patent.

III. Qualifications

I have worked extensively in the field of analog and mixed-signal circuit design. After presenting two technical papers at the 1978 International Solid-State Circuits Conference (ISSCC), I was chosen by the 1979 conference chairman to serve on the ISSCC Program Committee, and have been similarly chosen 15 times since then. I was twice a member of the European Solid-State Circuits Conference Program Committee. My work on these committees consisted of evaluating submitted papers for originality and import, and deciding on rejection or acceptance for presentation at the conferences.

After obtaining a BSEE degree from Columbia University in 1971 and an MSEE degree from U.C. Berkeley in 1973, I joined the Analog Research Department of Signetics. I became Manager of Analog Research in 1976, with a department charter to investigate the application of new process technologies to analog functions.

My status with Signetics became that of a consultant in 1981, which allowed me to work with other companies including Hughes, Micro Linear, Exar, Stanford

string) are connected to vfreq by the transmission gates. This continues as the counter that feeds inputs to the digital-to-analog converter goes through its count up to 1111. Then, as the counter counts down from 1111 to 0000, one less secondary voltage is connected to vfreq each time the counter increments. The cycle of secondary voltage sources then repeats when the count reaches 0000.

combining the secondary voltage with the primary voltage to be received at a control input of a voltage-controlled oscillator for generating a switching frequency that is varied over time.

FSD210

The secondary voltage is combined with the primary voltage in the FSD210 by placing it in series with the primary voltage. Thus the two are added to produce the digital-to-analog converter output voltage v_2.5. [FCS0026959] This signal is received at the control input of a voltage-controlled oscillator and generates a switching frequency that is varied over time. See the discussion above with respect to '876 Claim 1.

FSDL0365RN

The secondary voltage is combined with the primary voltage in the FSDL0365RN by placing it in series with the primary voltage. Thus the two are added to produce the digital-to-analog converter output voltage vfreq. [FCS0077293] This signal is received at the control input of a voltage-controlled oscillator and generates a switching frequency that is varied over time. See the discussion above with respect to '876 Claim 1.

FSDL0365RNB

The secondary voltage is combined with the primary voltage in the FSDL0365RNB by placing it in series with the primary voltage. Thus the two are added to produce the digital-to-analog converter output voltage vfreq. [FCS0077123] This signal is received at the control input of a voltage-controlled oscillator and generates a switching frequency that is varied over time. See the discussion above with respect to '876 Claim 1.

Even if the Court were to determine that the accused Fairchild parts did not literally infringe the asserted claims of the '876 patent, the accused parts would still infringe the asserted claims under the Doctrine of Equivalents.

The FSD210 designer described the oscillator, counter, and digital-to-analog converter blocks of these claims in presentation documents. [e.g., Jang Exhibits 23 and 24; Jang Deposition, p.42, line 7 – p. 44, line 23]. The '876 patent describes the benefit of frequency jittering, and how it can be accomplished: *EMI emission is reduced by jittering the switching frequency of a switched mode power supply*. [col. 1, lines 66-67] This is what Fairchild does. The FSD210 designer described this in his presentation: *EMI reduction can be accomplished by modulating the switching frequency of a SMPS*. [FCS0099595]

The '876 patent describes the way of doing the jittering – a counter, driven by an oscillator, drives a digital-to-analog converter to produce a control voltage that varies (jitters) the frequency of the oscillator. [col. 1, line 67 – col. 2, line 9] As shown in the Fairchild presentation materials [e.g., FCS0099600-99602] and described above, this is how Fairchild does the jittering.

While the digital-to-analog converter in Figure 1 of the '876 patent is implemented with frequency jittering current sources, the patent acknowledges that the digital-to-analog converter can be implemented as a series of frequency jittering voltage sources. [col. 4, lines 63-66] This is how the Fairchild digital-to-analog converters are implemented.

The '876 invention results in reduced EMI. This is achieved by the accused products, which advertise reduced EMI as discussed above.

XI. The '851 Invention

The '851 patent also describes circuitry and methods for jittering the switching frequency of a switching regulator to reduce EMI. In addition, the '851 patent concerns features called MAXIMUM DUTY CYCLE and SOFT START.

In addition to RAMP and clock pulse signals, the oscillator puts out a MAXIMUM DUTY CYCLE signal. The maximum duty cycle signal has two states. When this signal is in its first state, the switching transistor is either ON or OFF, depending on whether or not the regulator ramp signal has reached the level set by the error voltage as described above. When the maximum duty cycle signal is in its second state, the switching transistor is held OFF. By limiting the maximum duty cycle (the maximum time the switching transistor is ON during a switch cycle), the maximum level of inductor or transformer primary winding current is limited.

Dated: November 25, 2005

Robert Blauschild